

# Simultaneous Sampling Dual 200 ksps 14-Bit ADCs

# **Preliminary Technical Data**

AD7863

### **FEATURES**

Two Fast 14-Bit ADCs
Four Input Channels
Simultaneous Sampling & Conversion
4.5µs Conversion Time
Single Supply Operation
Selection of Input Ranges:
±10 V for AD7863-10
±2.5 V for AD7863-3
0 to 2.5 V for AD7863-2
High Speed Parallel Interface
Low Power, 75mW typ
Power Saving Mode, 50uW typ
Overvoltage Protection on Analog Inputs
14 Bit pin compatible upgrade to AD7862

#### **APPLICATIONS**

AC Motor Control
Uninterrupted Power Supplies
Data Acquisition Systems
Communications

#### **GENERAL DESCRIPTION**


The AD 7863 is a high speed, low power, dual 14-Bit A/D converter that operates from a single +5 V supply. The part contains two 4.5  $\mu s$  successive approximation AD C s, two track/hold amplifiers, an internal +2.5 V reference and a high speed parallel interface. There are 4 analog inputs which are grouped into two channels (A & B) selected by the A0 input. Each channel has two inputs (V\_{A1} & V\_{A2} or V\_{B1} & V\_{B2}) which can be sampled and converted simultaneously thus preserving the relative phase information of the signals on both analog inputs. The part accepts an analog input range of  $\pm 10$  V (AD 7863-10),  $\pm 2.5$  V (AD 7863-3) and 0 - 2.5 V (AD 7863-2). O vervoltage protection on the analog inputs for the part allows the input voltage to go to  $\pm 17$  V,  $\pm 7$  V or  $\pm 7$  V respectively without causing damage.

A single conversion start signal ( $\overline{\mathrm{CONVST}}$ ) places both track/holds into hold simultaneously and initiates conversion on both channels. The BUSY signal indicates the end of conversion and at this time the conversion results for both channels are available to be read. The first read after a conversion accesses the result from  $V_{A1}$  or  $V_{B1}$ , while the second read accesses the result from  $V_{A2}$  or  $V_{B2}$ , depending on whether the multiplexer select A0 is low or high respectively. D ata is read from the part via a 14-Bit parallel data bus with standard  $\overline{\mathrm{CS}}$  and  $\overline{\mathrm{RD}}$  signals.

# Prelim A1 12/96

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### **FUNCTIONAL BLOCK DIAGRAM**



In addition to the traditional dc accuracy specifications such as linearity, full-scale and offset errors, the part is also specified for dynamic performance parameters including harmonic distortion and signal-to-noise ratio.

The AD 7863 is fabricated in Analog D evices' Linear C ompatible CM OS (LC $^2$ M OS) process, a mixed technology process that combines precision bipolar circuits with low-power CM OS logic. It is available in 28-lead SSOP and SOIC .

## **PRODUCT HIGHLIGHTS**

- 1. The AD 7863 features two complete AD C functions allowing simultaneous sampling and conversion of two channels. Each AD C has a 2 channel input mux. The conversion result for both channels is available 4.5µs after initiating conversion.
- 2. The AD 7863 operates from a single +5 V supply and consumes 75 mW typ. The automatic powerdown mode, where the part goes into power down once conversion is complete and "wakes up" before the next conversion cycle, makes the AD 7863 ideal for battery-powered or portable applications.
- The part offers a high speed parallel interface for easy connection to microprocessors, microcontrollers and digital signal processors.
- 4. The part is offered in three versions with different analog input ranges. The AD 7863-10 offers the standard industrial input range of  $\pm 10$ V; the AD 7863-3 offers the common signal processing input range of  $\pm 2.5$ V while the AD 7863-2 can be used in unipolar 0  $\pm 2.5$ V applications.
- 5. The part features very tight aperture delay matching between the two input sample & hold amplifiers.

One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# AD7863- SPECIFICATIONS

(V<sub>DD</sub>= +5 V  $\pm 5\%$  , AGND=DGND= 0V, REF = Internal. All Specifications T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted).

Parameter	A Version <sup>1</sup>	B Version	Units	Test Conditions/Comments
SAM PLE AND HOLD				
-3dB Small Signal Bandwidth	3	3	M H z typ	
Aperture Delay	20	20	ns max	
Aperture Jitter	100	100	ps typ	
Aperture Delay Matching	200	200	ns max	
DYNAMIC PERFORMANCE <sup>6</sup> Signal to (Noise+Distortion) Ratio <sup>3</sup>				$f_{IN} = 100.0 \text{ kHz}, f_S = 250 \text{ ksps}$
@ 25°C	80	80	dB min	
T min to T max	78	80	dB min	
Total Harmonic Distortion <sup>3</sup>	-86	-90	dB max	
	-86	1		
Peak Harmonic or Spurious Noise <sup>3</sup> Intermodulation Distortion <sup>3</sup>	-80	-90	dB max	fo - 40kH - fb - E0kH -
	0.6	00	al D. to un	fa = 49kHz, $fb = 50kHz$
2nd Order Terms	-86	-90	dB typ	
3rd Order Terms	-86	-90	dB typ	f 100kH = Cine Move
Channel to Channel Isolation <sup>3</sup>	-86	-90	dB max	f <sub>IN</sub> = 100kH z Sine Wave
DC ACCURACY				Any Channel
Resolution	14	14	Bits	
M inimum Resolution for which				
No Missing Codes are Guaranteed	14	14	Bits	
R elative A ccuracy <sup>3</sup>	±2	±1	LSB max	
Differential Nonlinearity <sup>3</sup>	±1	±1	LSB max	
Positive Gain Error <sup>3</sup>	±4	±4	LSB max	
Positive Gain Error M atch <sup>3</sup>	1	1	LSB max	
AD 7863-10			1.60	
N egative G ain Error <sup>3</sup>	±4	±4	LSB max	
Bipolar Zero Error	±4	±4	LSB max	
Bipolar Zero Error M atch AD 7863-3	1	1	L SB max	
N egative G ain Error <sup>3</sup>	±4	±4	LSB max	
Bipolar Zero Error	±4	±4	LSB max	
Bipolar Zero Error M atch AD 7863-2	1	1	LSB max	
Unipolar Offset Error	+4	+4	LSB max	
U nipolar Offset Error M atch	1	1	L SB max	
ANALOG INPUTS AD 7863-10				
Input Voltage Range	±10	±10	Volts	Input
Input Resistance	9	9	kΩ typ	
AD 7863-3	•		Kan typ	
Input Voltage Range	±2.5	±2.5	Volts	Input
Input Resistance	4	4	kΩ typ	P ==
AD 7863-2			3,1	
Input Voltage Range	+2.5	+2.5	Volts	Input
Input Current	500	500	nA max	
REFERENCE INPUT/OUTPUT				
REF IN Input Voltage Range	2.375/2.625	2.375/2.625		2.5V ± 5%
REF IN Input Impedance	1.6	1.6	kΩ min	Resistor Connected to Internal Reference Node.
REF IN Input Capacitance4	10	10	pF max	14 0000.
REF OUT Output Voltage	2.5	2.5	V nom	
REF OUT Error @ 25°C	±10	±10	mV max	
REF OUT Error T min to T max	±20	±20	mV max	
REF OUT Temperature Coefficient	25	25	ppm/°C typ	
				See REE IN Input Impedance
REF OUT Output Impedance	5	5	kΩ nom	See REF IN Input Impedance

# AD7863- SPECIFICATIONS

(V<sub>D=</sub>= +5 V  $\pm 5\%$  , AGND=DGND= 0V, REF = Internal. All Specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted).

Parameter Comments	A Version <sup>1</sup>	B Version		Units Test Conditions/
LOGIC INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current, I <sub>IN</sub> Input Capacitance, C <sub>IN</sub> <sup>4</sup>	2.4 0.8 ±10 10	2.4 0.8 ±10 10	V min V max µA max pF max	$V_{DD} = 5V \pm 10\%$ $V_{DD} = 5V \pm 10\%$
Output High Voltage, V <sub>OH</sub> Output Low Voltage, V <sub>OL</sub> DB11 - DB0 Floating-State Leakage Current Floating-State Capacitance <sup>4</sup> Output Coding AD 7863-10, AD 7863-3 AD 7863-2	4.0 0.4 ±10 10	4.0 0.4 ±10 10	V min V max μA max pF max	I <sub>SOURCE</sub> = 200μA I <sub>SINK</sub> = 1.6mA T wo's Complement Straight (N atural) Binary
CONVERSION RATE Conversion Time Mode 1 Operation Mode 2 Operation <sup>5</sup> Track/Hold Acquisition Time <sup>2,3</sup>	4.5 10 0.5	4.5 10 0.5	μs max μs max μs max	for both channels for both channels
POWER REQUIREMENTS  VDD  IDD  Normal Mode (Mode 1)  Power-DownMode (Mode 2)	+5 15	+5 15	V nom mA max	$\pm 10\%$ for specified performance
I <sub>DD</sub> @ 25°C  T <sub>MIN</sub> to T <sub>MAX</sub> Power Dissipation  N ormal M ode  Standby M ode @ 25°C	40 200 90 200	40 200 90 200	nA max nA max mW max nW max	Logic Inputs = $0V$ or $V_{DD}$ Logic Inputs = $0V$ or $V_{DD}$ Typically 75 mW Typically 100 nW

#### NOTES

# **ABSOLUTE MAXIMUM RATINGS\***

0.3 V to +7 V
0.3 V to +7 V
±17 V
±7 V
+7 V
0.3V to $V_{DD}$ +0.3 V
0.3V to $V_{DD} + 0.3V$
0.3V to $V_{DD} + 0.3V$
40°C to +85°C
55°C to +125°C

65°C to +150°C
+150°C
450mW
110°C/W
+215°C
+220°C
450mW
110°C/W
+215°C
+220°C

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>1</sup>T emperature Ranges are as follows: A, B Versions: -40°C to +85°C.

 $<sup>^2</sup>$  Performance measured through full channel (multiplexer, SHA and ADC)  $^3 \text{See}\,\text{Terminology}$ 

<sup>&</sup>lt;sup>4</sup>Sample tested @ 25°C to ensure compliance.

<sup>&</sup>lt;sup>5</sup> This 10μs includes the "wake-up" time from standby. This "wake-up" time is timed from the rising edge of CONVST, whereas conversion is timed from the falling edge of CONVST, for a narrow CONVST pulse width the conversion time is effectively the "wake-up" time plus conversion time hence 10μs. This can be seen from Figure 6. Note that if the CONVST pulse width is greater than 6μs then the effective conversion time will increase beyond 10μs.

<sup>&</sup>lt;sup>6</sup> Applies to mode 1 operation. See section on operating modes.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS<sup>1,2</sup>

( $V_{D=}$  = +5 V ±5%, AGND=DGND= 0V, REF = Internal. All Specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted).

Parameter	A, B Versions	S Version	Units	Test Conditions/Comments
t <sub>conv</sub> tacq	4.5 0.5	4.5 0.5	μs max us max	C onversion T ime A cquisition T ime
Parallel Interface				
t <sub>1</sub>	0	0	ns min	CS to RD Setup Time
$t_2$	0	0	ns min	CS to RD Hold Time
$t_3^-$	35	45	ns min	CONVST Pulse Width
$t_{\scriptscriptstyle{4}}$	35	45	ns min	Read Pulse Width
t <sub>5</sub> <sup>3</sup>	25	35	ns min	Data Access Time After Falling Edge of RD
	60	70	ns max	
$t_6^4$	5	5	ns min	Bus Relinquish Time After Rising Edge of RD
-	30	40	ns max	
t7	40	40	ns min	Time between consecutive reads

#### NOTES

<sup>3</sup> M easured with the load circuit of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.0 V.

Specifications subject to change without notice.




Figure 1. Timing Diagram




Figure 2. Load Circuit for Access Time and Bus Relinquish Time

# CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7863 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup> Sample tested at 25 °C to ensure compliance. All input signals are measured with tr = tf = 1ns (10% to 90% of +5V) and timed from a voltage level of +1.6 V. <sup>2</sup> See Figure 1.


<sup>&</sup>lt;sup>4</sup> These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and as such are independent of external bus loading capacitances.

# **ORDERING GUIDE**

Model	Input Ranges	Relative Accuracy	Temperature Range	Package Option
AD 7863AR-10	±10V	±1 LSB	-40°C to +85°C	R-28
AD 7863BR-10	$\pm 10 V$	±0.5 LSB	-40°C to +85°C	R-28
AD 7863ARS-10	±10V	±1 LSB	-40°C to +85°C	RS-28
AD 7863AR-3	±2.5V	±1 LSB	-40°C to +85°C	R-28
AD 7863BR-3	±2.5V	±0.5 LSB	-40°C to +85°C	R-28
AD 7863ARS-3	±2.5V	±1 L SB	-40°C to +85°C	RS-28
AD 7863AR-2	0V to 2.5V	±1 L SB	-40°C to +85°C	R-28
AD 7863ARS-2	0V to 2.5V	±1LSB	-40°C to +85°C	RS-28

<sup>\*</sup>R=SOIC; RS = SSOP;

# PIN CONFIGURATIONS SOIC



# PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1 - 6	DB12- DB7	D ata Bit 12 to D ata Bit 7. Three-state TTL outputs.
7	DGND	Digital Ground. Ground reference for digital circuitry.
8	CONVST	C onvert Start Input. Logic Input. A high to low transition on this input puts both track/hold's into their hold mode and starts conversion on both channels.
9 - 15	DB6 - DB0	Data Bit 6 to Data Bit 0. Three-state TTL outputs.
16	AGND	Analog Ground. Ground reference for Mux, track/hold, reference and DAC circuitry.
17	V <sub>B2</sub>	Input number 2 of channel B. Analog Input voltage range's of $\pm 10$ V (AD 7863-10), $\pm 2.5$ V (AD 7863-3) and 0 - 2.5 V (AD 7863-2).
18	V <sub>A2</sub>	Input number 2 of channel A. Analog Input voltage range's of $\pm 10$ V (AD 7863-10), $\pm 2.5$ V (AD 7863-3) and 0 - 2.5 V (AD 7863-2).
19	VREF	Reference Input/Output. This pin is connected to the internal reference through a series resistor and is the output reference source for the analog-to-digital converter. The nominal reference voltage is 2.5 V and this appears at the pin.
20	Α0	M ultiplexer Select. This input is used in conjunction with RD and CS low to enable the data outputs. With A0 logic low, one read after a conversion will read the data from each of the ADC's in the sequence $V_{A1}$ , $V_{A2}$ and a subsequent read, when A0 goes high, reads the data from $V_{B1}$ $V_{B2}$ .
21	$\overline{\text{CS}}$	Chip Select Input. Active low logic input. The device is selected when this input is active.
22	CS RD	Read Input. Active low logic input. This input is used in conjunction with A0 and CS low to enable the data outputs. With A0 logic low, one read after a conversion will read the data from each of the ADC's in the sequence $V_{A1}$ , $V_{A2}$ and a subsequent read, when A0 goes high, reads the data from $V_{B1}$ $V_{B2}$ .
23	BUSY	Busy Output. The busy output is triggered high by the falling edge of CONVST and remains high until conversion is completed.
24	VDD	Analog and Digital Positive Supply Voltage, +5.0 V ±5%.
25	V <sub>A1</sub>	Input number 1 of channel A. Analog Input voltage range's of $\pm 10$ V (AD 7863-10), $\pm 2.5$ V (AD 7863-3) and 0 - 2.5 V (AD 7863-2).
26	V <sub>B1</sub>	Input number 1 of channel B. Analog Input voltage range's of $\pm 10$ V (AD 7863-10), $\pm 2.5$ V (AD 7863-3) and 0 - 2.5 V (AD 7863-2).
27	AGND	Analog Ground. Ground reference for Mux, track/hold, reference and DAC circuitry.
28	DB13	Data Bit 13 (M SB). Three-state TTL output. Output coding is 2's complement for the AD 7863-10 and AD 7863-3. Output coding is straight (natural) binary for the AD 7863-2

# **TERMINOLOGY**

### Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( $f_s/2$ ), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise +distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = (6.02N + 1.76) dB Thus for a 14-Bit converter, this is 86.04 dB.

# **Total Harmonic Distortion**

T otal harmonic distortion (T H D) is the ratio of the rms sum of harmonics to the fundamental. For the AD 7863 it is defined as:

THD(dB) = 20 log 
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ , and  $V_5$  are the rms amplitudes of the second through the fifth harmonics.

# **Peak Harmonic or Spurious Noise**

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_s/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor, it will be a noise peak.

# **Intermodulation Distortion**

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of  $mfa \pm nfb$  where m,n=0,1,2,3, etc. Intermodulation terms are those for which neither m or n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

The AD 7863 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dB's.

#### Channel to Channel Isolation

C hannel to C hannel isolation is a measure of the level of crosstalk between channels. It is measured by applying a full-scale 100 kHz sine wave signal to each of the four inputs individually. T hese in turn are individually referenced to the other three channels whose inputs are grounded and the ADC output is measured to determine the level of crosstalk from the other channel. The figure given is the worst case across all four channels.

# **Relative Accuracy**

Relative accuracy or endpoint nonlinearity is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

# **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### Positive Full-Scale Error

T his is the deviation of the last code transition (01.....110 to 01.....111) from the ideal 4 x VREF - 3/2 LSB (AD7863-10  $\pm$ 10 V range) or VREF - 3/2 LSB (AD7863-3,  $\pm$ 2.5 V range), after the Bipolar Offset Error has been adjusted out.

# Positive Full-Scale Error (AD 7863-2, 0V to 2.5 V)

This is the deviation of the last code transition (01.....110 to 01.....111) from the ideal VREF - 3/2 LSB, after the unipolar offset error has been adjusted out.

**Bipolar Zero Error (AD7863-10, \pm10 V, AD7863-3, \pm2.5 V)** T his is the deviation of the mid-scale transition (all 1's to all 0's) from the ideal AGND - 1/2 LSB.

# Unipolar Offset Error (AD7863-2, 0V to 2.5 V)

T his is the deviation of the first code transition (00.....000 to 00.....001) from the ideal AGND + 1/2 LSB.

# Negative Full-Scale Error (AD7863-1, $\pm$ 10 V, AD7863-3, $\pm$ 2.5 V)

T his is the deviation of the first code transition (10.....000 to 10.....001) from the ideal -4 x VREF + 1/2 LSB (AD 7863-10  $\pm$ 10 V range) or -VREF + 1/2 LSB (AD 7863-3,  $\pm$ 2.5 V range), after Bipolar Zero Error has been adjusted out.

# Track/Hold Acquisition Time

T rack/H old acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within  $\pm 1/2$  L SB, after the end of conversion (the point at which the track/hold returns to track mode). It also applies to situations where a change in the selected input channel takes place or where there is a step input change on the input voltage applied to the selected  $V_{\rm AX/BX}$  input of the AD 7863. It means that the user must wait for the duration of the track/hold acquisition time after the end of conversion or after a channel change/step input change to  $V_{\rm AX/BX}$  before starting another conversion, to ensure that the part operates to specification.

# PRELIMINARY TECHNICAL DATA

#### **CONVERTER DETAILS**

The AD 7863 is a high speed, low power, dual 14-Bit A/D converter that operates from a single +5 V supply. The part contains two 4.5 µs successive approximation ADCs, two track/ hold amplifiers, an internal +2.5 V reference and a high speed parallel interface. There are 4 analog inputs which are grouped into two channels (A & B) selected by the A0 input. Each channel has two inputs (V<sub>A1</sub> & V<sub>A2</sub> or V<sub>B1</sub> & V<sub>B2</sub>) which can be sampled and converted simultaneously thus preserving the relative phase information of the signals on both analog inputs. The part accepts an analog input range of  $\pm 10 \text{ V}$  (AD 7863-10),  $\pm 2.5 \text{ V (AD7863-3)}$  and 0 - 2.5 V (AD7863-2). Overvoltage protection on the analog inputs for the part allows the input voltage to go to  $\pm 17 \text{ V}$ ,  $\pm 7 \text{ V}$  or +7 V respectively without causing damage. The AD 7863 has two operating modes, the high sampling mode and the auto sleep mode where the part automatically goes into sleep after the end of conversion. These modes are discussed in more detail in the Timing and Control Section.

Conversion is initiated on the AD 7863 by pulsing the  $\overline{CONVST}$  input. On the falling edge of  $\overline{CONVST}$ , both on-chip track/holds are placed into hold simultaneously and the conversion sequence is started on both channels. The conversion clock for the part is generated internally using a laser-trimmed clock oscillator circuit. The BUSY signal indicates the end of conversion and at this time the conversion results for both channels are available to be read. The first read after a conversion accesses the result from  $V_{A1}$  or  $V_{B1}$  while the second read accesses the result from  $V_{A2}$  or  $V_{B2}$  depending on whether the multiplexer select A0 is low or high respectively. D ata is read from the part via a 14-Bit parallel data bus with standard  $\overline{CS}$  and  $\overline{RD}$  signals.

C onversion time for the AD 7863 is 4.5  $\mu s$  in the high sampling mode (10 us for the auto sleep mode), and the track/hold acquisition time is 0.5  $\mu s$ . To obtain optimum performance from the part, the read operation should not occur during the conversion or during 500 ns prior to the next conversion. This allows the part to operate at throughput rates up to 200 kHz and achieve data sheet specifications.

# Track/Hold Section

The track/hold amplifiers on the AD 7863 allows the AD C 's to accurately convert an input sine wave of full-scale amplitude to 14-Bit accuracy. The input bandwidth of the track/hold is greater than the N yquist rate of the AD C even when the AD C is operated at its maximum throughput rate of 200 kHz (i.e., the track/hold can handle input frequencies in excess of 100 kHz).

The track/hold amplifiers acquire input signals to 14-Bit accuracy in less than 500 ns. The operation of the track/holds are essentially transparent to the user. The two track/hold amplifiers sample their respective input channels simultaneously, on the falling edge of CONVST. The aperture time for the track/holds (i.e., the delay time between the external CONVST signal and the track/hold actually going into hold) are typically 15 ns and, more importantly, is well matched across the two track/holds on one device and also well matched from device to device. This allows the relative phase information between different input channels to be accurately preserved. It also allows multiple AD 7863s to sample more than two chan-

nels simultaneously. At the end of conversion, the part returns to its tracking mode. The acquisition time of the track/hold amplifiers begin at this point.

#### Reference Section

The AD 7863 contains a single reference pin, labelled VREF, which either provides access to the part's own +2.5 V reference or to which an external +2.5 V reference can be connected to provide the reference source for the part. The part is specified with a +2.5 V reference voltage. Errors in the reference source will result in gain errors in the AD 7863's transfer function and will add to the specified full-scale errors on the part. On the AD 7863-10 and AD 7863-3, it will also result in an offset error injected in the attenuator stage.

The AD 7863 contains an on-chip +2.5 V reference. To use this reference as the reference source for the AD 7863, simply connect a 0.2  $\mu\text{F}$  disc ceramic capacitor from the VREF pin to AGND. The voltage that appears at this pin is internally buffered before being applied to the ADC. If this reference is required for use external to the AD 7863, it should be buffered as the part has a FET switch in series with the reference output resulting in a source impedance for this output of 5.5 k $\Omega$  nominal. The tolerance on the internal reference is  $\pm 10$  mV at 25°C with a typical temperature coefficient of 25 ppm/°C and a maximum error over temperature of  $\pm 25$  mV.

If the application requires a reference with a tighter tolerance or the AD 7863 needs to be used with a system reference, then the user has the option of connecting an external reference to this VREF pin. The external reference will effectively overdrive the internal reference and thus provide the reference source for the ADC. The reference input is buffered before being applied to the ADC with the maximum input current is  $\pm 100~\mu A$ . Suitable reference sources for the AD 7863 include the AD 680 and AD 780 precision  $\pm 2.5~V$  references.

# CIRCUIT DESCRIPTION

# **Analog Input Section**

The AD 7863 is offered as three part types, the AD 7863-10 which handles a  $\pm 10$  V input voltage range, the AD 7863-3 which handles input voltage range  $\pm 2.5$  V and the AD 7863-2 which handles a 0 V to  $\pm 2.5$  V input voltage range.




Figure 3. AD7863-10/-3 Analog Input Structure

Figure 3 shows the analog input section for the AD 7863-10 and AD 7863-3. The analog input range of the AD 7863-10 is  $\pm 10$  V into an input resistance of typically 9 k $\Omega$ . The analog input range of the AD 7863-3 is  $\pm 2.5$  V into an input resistance of typically 4 k $\Omega$ . This input is benign with no dynamic charging currents as the resistor stage is followed by a high input impedance stage of the track/hold amplifier. For the AD 7863-10, R1 = 8 k $\Omega$ , R2 = 2 k $\Omega$  and R3 = 2k6  $\Omega$ . For the AD 7863-3, R1 = R2 =2 k $\Omega$  and R3 is open circuit.

For the AD 7863-10 and AD 7863-3, the designed code transitions occur on successive integer LSB values (i.e., 1 LSB, 2 LSBs, 3 LSBs...). Output coding is 2s complement binary with 1 LSB = F S/16384. The ideal input/output transfer function for the AD 7863-10 and AD 7863-3 is shown in Table I.

TABLE I. IDEAL INPUT/OUTPUT CODE TABLE FOR THE AD7863-10/-3

Analog Input	Digital Output Code Transition
+F SR/2 - 1 L SB <sup>2</sup>	011 110 to 011 111
+F SR/2 - 2 L SBs	011 101 to 011 110
+F SR/2 - 3 L SBs	011 100 to 011 101
GND +1LSB	000 000 to 000 001
GND	111 111 to 000 000
GND -1LSB	111 110 to 111 111
-F SR/2 + 3 L SBs	100 010 to 100 011
-F SR/2 + 2 L SBs	100 001 to 100 010
-F SR/2 + 1 L SB	100 000 to 100 001

NOTES

The analog input section for the AD 7863-2 contains no biasing resistors and the  $V_{\text{AX/BX}}$  pin drives the input to the multiplexer and track/hold amplifier circuitry directly. The analog input range is 0 V to +2.5 V into a high impedance stage with an input current of less than 500 nA. This input is benign with no dynamic charging currents. Once again, the designed code transitions occur on successive integer LSB values. Output coding is straight (natural) binary with 1 LSB = FS/16384 = 2.5 V/16384 = 0.15 mV. Table II shows the ideal input/output transfer function for the AD 7863-2.

TABLE II. IDEAL INPUT/OUTPUT CODE TABLE FOR THE AD7863-2


Analog Input <sup>1</sup>	Digital Output CodeTransition
+F SR - 1 L SB <sup>2</sup>	111 110 to 111 111
+F SR - 2 L SB	111 101 to 111 110
+F SR - 3 L SB	111 100 to 111 101
GND + 3 LSB	000 010 to 000 011
GND + 2 LSB	000 001 to 000 010
GND + 1 LSB	000 000 to 000 001

NOTES

# OFFSET AND FULL-SCALE ADJUSTMENT

In most Digital Signal Processing (DSP) applications, offset and full-scale errors have little or no effect on system performance. Offset error can always be eliminated in the analog domain by ac coupling. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. Invariably, some applications will require that the input signal span the full analog input dynamic range. In such applications, offset and full-scale error will have to be adjusted to zero.

Figure 4 shows a circuit which can be used to adjust the offset and full-scale errors on the AD 7863 ( $V_{\rm A1}$  on the AD 7863-10 version is shown for example purposes only). Where adjustment is required, offset error must be adjusted before full-scale error. This is achieved by trimming the offset of the op amp driving the analog input of the AD 7863 while the input voltage is a 1/2 LSB below analog ground. The trim procedure is as follows: apply a voltage of -0.61 mV (-1/2 LSB) at  $V_{\rm A1}$  in Figure 4 and adjust the op amp offset voltage until the ADC output code flickers between 1111 1111 1111 and 0000 0000 0000.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 4. AD 7863 Full-Scale Adjust Circuit

Gain error can be adjusted at either the first code transition (ADC negative full scale) or the last code transition (ADC positive full scale). The trim procedures for both cases are as follows:

# Positive Full-Scale Adjust

Apply a voltage of +9.9927 V (FS/2 – 3/2 LSBs) at  $V_{\rm A1}$ . Adjust R2 until the ADC output code flickers between 0111 1111 1110 and 0111 1111 1111.

# Negative Full-Scale Adjust

Apply a voltage of -9.9976 V ( -FS+1/2 LSB) at  $V_{\rm A1}$  and adjust R2 until the ADC output code flickers between 1000 0000 0000 and 1000 0000 0001.

An alternative scheme for adjusting full-scale error in systems which use an external reference is to adjust the voltage at the VREF pin until the full-scale error for any of the channels is adjusted out. The good full-scale matching of the channels will ensure small full-scale errors on the other channels.

 $<sup>^{1}</sup>$ FSR is full-scale range = 20 V (AD 7863-10) and = 5V (AD 7863-3) with REF IN = +2.5 V.

 $<sup>^{2}1</sup> LSB = FSR/16384 = 1.22 \text{ mV (AD 7863-10)}$  and 0.3 mV (AD 7863-3) with REF IN = +2.5 V.

 $<sup>^{1}</sup>$ FSR is Full-Scale Range and is 2.5 V for AD 7863-2 with VREF = +2.5 V.

 $<sup>^{2}1</sup> LSB = FSR/16384$  and is 0.15 mV for AD 7863-2 with VREF = +2.5 V.

# **TIMING AND CONTROL**

Figure 5(a) shows the timing and control sequence required to obtain optimum performance (M ode 1) from the AD 7863. In the sequence shown, a conversion is initiated on the falling edge of CONVST. This places both track/holds into hold simultaneously and new data from this conversion is available in the output register of the AD 7863 4.5 µs later. The BUSY signal indicates the end of conversion and at this time the conversion results for both channels are available to be read. A second conversion is then initiated. If the multiplexer select A0 is low, the first and second read pulses after the first conversion accesses the result from channel A ( $V_{A1}$  and  $V_{A2}$  respectively). The third and fourth read pulses, after the second conversion and A0 high, accesses the result from channel B (V<sub>R1</sub> and V<sub>R2</sub> respectively). A 0's state can be changed any time after the CONVST goes high, i.e., track/holds into hold, and 500ns prior to the next falling edge of CONVST. D ata is read from the part via a 14-Bit parallel data bus with standard  $\overline{CS}$  and  $\overline{RD}$  signal, i.e., the read operation consists of a negative going pulse on the  $\overline{\rm CS}$  pin combined with two negative going pulses on the  $\overline{\rm RD}$  pin (while the  $\overline{CS}$  is low), accessing the two 14-Bit results. Once the read operation has taken place, a further 500 ns should be allowed before the next falling edge of CONVST to optimize the settling of the track/hold amplifier before the next conversion is initiated. With the internal clock frequency at its maximum (X X M H z - not accessible externally), the achievable throughput rate for the part is 4.5 µs (conversion time) plus 200ns (read time) plus 0.5 μs (acquisition time). This results in a minimum throughput time of 5.2 µs (equivalent to a throughput rate of 192 kHz).

### **Read Options**

Apart from the Read  $\underline{O}$  peration described above and displayed in Figure 5(a), other  $\overline{CS}$  and  $\overline{RD}$  combinations can result in different channels/inputs being read in different combinations. Suitable combinations are shown in Figure 5(b) through 5(d).

# PRELIMINARY TECHNICAL DATA




Figure 5(b). Read Option A




Figure 5(c). Read Option B




Figure 5(d). Read Option C




Figure 5(a). Mode 1 Timing Operation Diagram for High Sampling Performance




Figure 6. AD7863 Mode 2 Timing Diagram Where Automatic Sleep function is Initiated

# **OPERATING MODES**

# Mode 1 Operation (High Sampling Performance)

The timing diagram in Figure 5(a) is for optimum performance in operating mode 1 where the falling edge of CONVST starts conversion and puts the Track/Hold amplifier's into their hold mode. This falling edge of CONVST also causes the BUSY signal to go high to indicate that a conversion is taking place. The BUSY signal goes low when the conversion is complete which is 4.5µs max after the falling edge of CONVST and new data from this conversion is available in the output latch of the AD 7863. A read operation accesses this data. If the multiplexer select A0 is low, the first and second read pulses after the first conversion accesses the result from channel A ( $V_{A1}$  and  $V_{A2}$ respectively). The third and fourth read pulses, after the second conversion and A0 high, accesses the result from channel B (V<sub>B1</sub> and V<sub>B2</sub> respectively). Data is read from the part via a 14-Bit parallel data bus with standard  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  signals. This data read operation consists of negative going pulse on the  $\overline{CS}$  pin combined with two negative going pulses on the  $\overline{RD}$  pin (while the  $\overline{\text{CS}}$  is low), accessing the two 14-Bit results. For the fastest throughput rate (with an internal clock of X X M H z) the read operation will take 200 ns. The read operation must be complete at least 500 ns before the falling edge of the next CONVST and this gives a total time of 5.2 µs for the full throughput time (equivalent to 192 kHz). This mode of operation should be used for high sampling applications.

# Mode 2 Operation (Auto Sleep After Conversion)

The timing diagram in Figure 6 is for optimum performance in operating mode 2 where the part automatically goes into sleep mode once BUSY goes low after conversion and "wakes-up" before the next conversion takes place. This is achieved by keeping  $\overline{\text{CONVST}}$  low at the end of the second conversion whereas it was high at the end of the second conversion for

mode 1 operation. The operation shown in figure 6 shows how to access data from both channels A and B followed by the Auto Sleep mode. One can also setup the timing to access data from channel A only or channel B only (see Read Options section on previous page) and then go into Auto-Sleep mode. The rising edge of CONVST "wakes-up" the part. This wake-up time is 2.5 µs when using an external reference and 5ms when using the internal reference at which point the Track/H old amplifier's go into their hold mode provided the CONVST has gone low. The conversion takes 4.5μs after this giving a total of 7 μs (external reference, 5.0035ms for internal reference) from the rising edge of CONVST to the conversion being complete which is indicated by the BUSY going low. Note that since the wake-up time from the rising edge of  $\overline{\text{CONVST}}$  is 2.5µs, if the  $\overline{\text{CONVST}}$ pulse width is greater than 2.5µs the conversion will take more than the  $7\mu s$  (2.5 $\mu s$  wake-up time + 4.5 $\mu s$  conversion time) shown in diagram from the rising edge of CONVST. This is because the Track/Hold amplifiers go into their hold mode on the falling edge of CONVST and then the conversion will not be complete for a further 4.5us. In this case the BUSY will be the best indicator for when the conversion is complete. Even though the part is in sleep mode data can still be read from the part. The read operation is identical to that in as in mode 1 operation, and must also be complete at least 500 ns before the falling edge of the next CONVST to allow the Track/Hold amplifier's to have enough time to settle. This mode is very useful when the part is converting at a slow rate as the power consumption will be significantly reduced from that of mode 1 operation.

# **AD7863 DYNAMIC SPECIFICATIONS**

The AD 7863 is specified and 100% tested for dynamic performance specifications as well as traditional dc specifications such as Integral and Differential Nonlinearity. These ac specifications are required for the signal processing applications such as phased array sonar, adaptive filters and spectrum analysis. These applications require information on the ADC's effect on

the spectral content of the input signal. Hence, the parameters for which the AD 7863 is specified include SNR, harmonic distortion, intermodulation distortion and peak harmonics. These terms are discussed in more detail in the following sections.

#### Signal-to-Noise Ratio (SNR)

SNR is the measured signal to noise ratio at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency (fs/2) excluding dc. SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave input is given by

$$SNR = (6.02N + 1.76) dB$$
 (1)

where N is the number of bits.

Thus for an ideal 14-bit converter,  $SNR = 86.04 \, dB$ .

Figure 7 shows a histogram plot for 8192 conversions of a dc input using the AD 7863 with 5 V supply. The analog input was set at the center of a code transition. It can be seen that all the codes appear in the one output bin indicating very good noise performance from the AD C .

Figure 7. Histogram of 8192 Conversions of a DC Input

The same data is presented in Figure 8 as in Figure 7 except that in this case the output data read for the device occurs during conversion. This has the effect of injecting noise onto the die while bit decisions are being made and this increases the noise generated by the AD 7863. The histogram plot for 8192 conversions of the same dc input now shows a larger spread of codes. This effect will vary depending on where the serial clock edges appear with respect to the bit trials of the conversion process. It is possible to achieve the same level of performance when reading during conversion as when reading after conversion depending on the relationship of the serial clock edges to the bit trial points.

The output spectrum from the ADC is evaluated by applying a sine wave signal of very low distortion to the  $V_{AX/BX}$  input which is sampled at a XXX kHz sampling rate. A Fast Fourier T ransform (FFT) plot is generated from which the SNR data can be obtained. Figure 7 shows a typical 2048 point FFT plot of the AD 7863 with an input signal of 10 kHz and a sampling frequency of XXX kHz. The SNR obtained from this graph is XX.XX dB. It should be noted that the harmonics are taken into account when calculating the SNR.

# PRELIMINARY TECHNICAL DATA

Figure 8. Histogram of 8192 Conversions with Read During Conversion

# Figure 9. AD 7863 FFT Plot

#### **Effective Number of Bits**

The formula given in Equation 1 relates the SNR to the number of bits. Rewriting the formula, as in Equation 2, it is possible to get a measure of performance expressed in effective number of bits (N).

$$N = \frac{SNR - 1.76}{6.02} \tag{2}$$

The effective number of bits for a device can be calculated directly from its measured SN R.

Figure 10 shows a typical plot of effective number of bits versus frequency for an AD 7863-2 with a sampling frequency of X X X kHz. The effective number of bits typically falls between X X . X and X X . X corresponding to SN R figures of X X . X X dB and X X . X X dB.

Figure 10. Effective Numbers of Bits vs. Frequency

# **Total Harmonic Distortion (THD)**

T otal H armonic Distortion (THD) is the ratio of the rms sum of harmonics to the rms value of the fundamental. For the AD 7863, THD is defined as

THD(dB) = 20 log 
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$  and  $V_5$  are the rms amplitudes of the second through the sixth harmonic. The THD is also derived from the FFT plot of the ADC output spectrum.

# Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m, n = 0, 1, 2, 3 . . ., etc. Intermodulation terms are those for which neither m or n are equal to zero. For example, the second order terms include (fa + fb) and (fa – fb) while the third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb).

U sing the CCIF standard where two input frequencies near the top end of the input bandwidth are used, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dBs. In this case, the input consists of two, equal amplitude, low distortion sine waves. Figure 11 shows a typical IMD plot for the AD 7863.

Figure 11. AD7863 IMD Plot

# Peak Harmonic or Spurious Noise

Harmonic or Spurious Noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to fs/2 and excluding dc) to the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor the peak will be a noise peak.

# **AC Linearity Plot**

When a sine wave of specified frequency is applied to the  $V_{\text{IN}}$  input of the AD 7863 and several million samples are taken, a histogram showing the frequency of occurrence of each of the 4096 AD C codes can be generated. From this histogram data it is possible to generate an ac integral linearity plot as shown in

Figure 12. This shows very good integral linearity performance from the AD 7863 at an input frequency of 10 kHz. The absence of large spikes in the plot shows good differential linearity. Simplified versions of the formulae used are outlined below.

INL(i) = 
$$\left[ \frac{(V(i) - V(0)) \cdot 4096}{V(fs) - V(0)} \right] - i$$

where INL(i) is the integral linearity at code i. V(fs) and V(o) are the estimated full-scale and offset transitions, and V(i) is the estimated transition for the  $i^{th}$  code.

V(i), the estimated code transition point is derived as follows:

$$V(i) = -A \cdot Cos \frac{\left[\pi \cdot cum(i)\right]}{N}$$

where A is the peak signal amplitude, N is the number of histogram samples

and cum(i) = 
$$\sum_{n=0}^{i} V(n)$$
 occurrences

Figure 12.. AD 7863 AC IN L Plot

# **Power Considerations**

In the automatic power-down mode then the part may be operated at a sample rate which is considerably less than 200 kHz. In this case the power consumption will be reduced and will depend on the sample rate. Figure 13 shows a graph of the power consumption versus sampling rates from 10 Hz to 1 kHz in the automatic power-down mode. The conditions are 5 V supply 25°C and the data was read after conversion.

Figure 13. Power vs. Sample Rate in Auto Power-Down Mode

### MICROPROCESSOR INTERFACING

The AD 7863 high speed bus timing allows direct interfacing to DSP processors as well as modern 16-bit microprocessors. Suitable microprocessor interfaces are shown in Figures 14 through 18.

#### AD 7863-AD SP-2100 Interface

Figure 14 shows an interface between the AD 7863 and the AD SP-2100. The  $\overline{CONVST}$  signal can be supplied from the AD SP-2100 or from an external source. The AD 7863 BU SY line provides an interrupt to the AD SP-2100 when conversion is completed on all four channels. The four conversion results can then be read from the AD 7863 using four successive reads to the same memory address. The following instruction reads one of the four results (this instruction is repeated four times to read all four results in sequence):

MR0 = DM(ADC)

where M R 0 is the ADSP-2100 M R 0 register and ADC is the AD 7863 address.




Figure 14. AD7863-ADSP-2100 Interface

# AD 7863-AD SP-2101/AD SP-2102 Interface

The interface outlined in Figure 14 also forms the basis for an interface between the AD 7863 and the AD SP-2101/AD SP-2102. The READ line of the AD SP-2101/AD SP-2102 is labeled  $\overline{\rm RD}.$  In this interface, the  $\overline{\rm RD}$  pulse width of the processor can be programmed using the D ata M emory W ait State C ontrol Register. The instruction used to read one of the four results is as outlined for the AD SP-2100.

# PRELIMINARY TECHNICAL DATA




Figure 15. AD7863-TMS32010 Interface

# AD 7863-TMS 32010 Interface

An interface between the AD 7863 and the TM S32010 is shown in Figure 15. Once again the  $\overline{CONVST}$  signal can be supplied from the TM S32010 or from an external source and the TM S32010 is interrupted when both conversions have been completed. The following instruction is used to read the conversion results from the AD 7863:

IN D.ADC

where D is D ata M emory address and ADC is the AD7863 address.

# AD 7863-TMS 320C 25 Interface

Figure 16 shows an interface between the AD 7863 and the T M S320C 25. As with the two previous interfaces, conversion can be initiated from the T M S320C 25 or from an external source and the processor is interrupted when the conversion sequence is completed. The T M S320C 25 does not have a separate  $\overline{\rm RD}$  output to drive the AD 7863  $\overline{\rm RD}$  input directly. This has to be generated from the processor ST RB and R/W outputs with the addition of some logic gates. The  $\overline{\rm RD}$  signal is OR-gated with the M SC signal to provide the one WAIT state required in the read cycle for correct interface timing. Conversion results are read from the AD 7863 using the following instruction:

IN D,ADC

where D is D ata M emory address and ADC is the AD7863 address.




Figure 16. AD 7863-TM S320C25 Interface

Some applications may require that the conversion is initiated by the microprocessor rather than an external timer. One option is to decode the AD 7863  $\overline{\text{CONVST}}$  from the address bus so that a write operation starts a conversion. Data is read at the end of the conversion sequence as before. Figure 18 shows an example of initiating conversion using this method. Note that for all interfaces, it is preferred that a read operation should not be attempted during conversion.

# AD 7863-MC 68000 Interface

An interface between the AD 7863 and the M C 68000 is shown in Figure 17. As before, conversion can be supplied from the M C 68000 or from an external source. The AD 7863 BUSY line can be used to interrupt the processor or, alternatively, software delays can ensure that conversion has been completed before a read to the AD 7863 is attempted. Because of the nature of its interrupts, the 68000 requires additional logic (not shown in Figure 18) to allow it to be interrupted correctly. For further information on 68000 interrupts, consult the 68000 users manual.

The M C 68000  $\overline{AS}$  and R/ $\overline{W}$  outputs are used to generate a separate  $\overline{RD}$  input signal for the AD 7863.  $\overline{CS}$  is used to drive the 68000  $\overline{DTACK}$  input to allow the processor to execute a normal read operation to the AD 7863. The conversion results are read using the following 68000 instruction:

MOVE.W ADC, D0

where D 0 is the 68000 D 0 register and ADC is the AD 7863 address.




Figure 17. AD 7863-M C 68000 Interface

#### AD 7863-80C 196 Interface

Figure 18 shows an interface between the AD 7863 and the 80C 196 microprocessor. Here, the microprocessor initiates conversion. This is achieved by gating the 80C 196  $\overline{\rm WR}$  signal with a decoded address output (different to the AD 7863  $\overline{\rm CS}$  address). The AD 7863 BU SY line is used to interrupt the microprocessor when the conversion sequence is completed.




Figure 18. AD7863–80C196 Interface Vector Motor Control

The current drawn by a motor can be split into two components: one produces torque and the other produces magnetic flux. For optimal performance of the motor, these two components should be controlled independently. In conventional methods of controlling a three-phase motor, the current (or voltage) supplied to the motor and the frequency of the drive are the basic control variables. However, both the torque and flux are functions of current (or voltage) and frequency. This coupling effect can reduce the performance of the motor because, for example, if the torque is increased by increasing the frequency, the flux tends to decrease.

Vector control of an ac motor involves controlling phase in addition to drive and current frequency. Controlling the phase of the motor requires feedback information on the position of the rotor relative to the rotating magnetic field in the motor. Using this information, a vector controller mathematically

transforms the three phase drive currents into separate torque and flux components. The AD 7863, with its four-channel simultaneous sampling capability, is ideally suited for use in vector motor control applications.

A block diagram of a vector motor control application using the AD 7863 is shown in Figure 19. The position of the field is derived by determining the current in each phase of the motor. Only two phase currents need to be measured because the third can be calculated if two phases are known.  $V_{\rm A1}$  and  $V_{\rm A2}$  of the AD 7863 are used to digitize this information.

Simultaneous sampling is critical to maintain the relative phase information between the two channels. A current sensing isolation amplifier, transformer or H all effect sensor is used between the motor and the AD 7863. Rotor information is obtained by measuring the voltage from two of the inputs to the motor.  $V_{\rm B1}$  and  $V_{\rm B2}$  of the AD 7863 are used to obtain this information. Once again the relative phase of the two channels is important. A DSP microprocessor is used to perform the mathematical transformations and control loop calculations on the information fed back by the AD 7863.




Figure 19. Vector Motor Control Using the AD 7863.

# **MULTIPLE AD7863S**

Figure 20 shows a system where a number of AD 7863s can be configured to handle multiple input channels. This type of configuration is common in applications such as sonar, radar, etc. The AD 7863 is specified with typical limits on aperture delay. This means that the user knows the difference in the sampling instant between all channels. This allows the user to maintain relative phase information between the different channels.

A common read signal from the microprocessor drives the  $\overline{RD}$  input of all AD 7863s. Each AD 7863 is designated a unique address selected by the address decoder. The reference output of AD 7863 number 1 is used to drive the reference input of all other AD 7863s in the circuit shown in Figure 20. One VREF pin can drive several AD 7863 REF IN pins. Alternatively, an

# PRELIMINARY TECHNICAL DATA

external or system reference can be used to drive all VREF inputs. A common reference ensures good full-scale tracking between all channels.




Figure 20. Multiple AD7863s in Multichannel System

**AD7863** 

# **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).